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ABSTRACT
Many-core architectures are promising candidates for the de-
sign of hard real-time systems. Inter-core and core to exter-
nal memory or peripheral communications use the Network-
on-Chip (NoC). Such a NoC is typically composed of a set
of routers. Internal organization of routers (mainly buffers)
as well as flow control aspects impact NoC performances
and thus those of the many-core, including the Worst-Case
Traversal Time (WCTT) which has to be guaranteed for
hard real-time systems.
In this paper we study the impact of flow control aspects
on this WCTT. We consider two classes of NoC architec-
tures, representative of the trend in the many-core market:
Tilera Tile64-like NoCs where flow control is implemented
at the router level and KalRay MPPA 256-like NoCs where
flows are regulated at the source node level.
We compute flow WCTT for different configurations and
we show that there is no clear winner, since NoC perfor-
mances highly depend on flow features.
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1. INTRODUCTION
Many-core architectures are promising candidates to sup-
port the design of hard real-time systems. They are based on
simple cores interconnected by a Network-on-Chip (NoC).
Timing constraints, such as bounded delays, have to be guar-
anteed for hard real-time systems. Thus worst-case behavior
of the NoC is a key feature for such systems.
However, the initial motivation when designing NoCs was
to increase the average case throughput. NoCs can thus be
used in hard real-time systems using one of the following
approaches:
1. analysis of the Worst-Case Traversal Time (WCTT) of
flows on existing many-cores,
2. modification of the hardware so that no contentions
can occur by design, leading to straightforward WCTT
for flows.
Several NoC have been proposed based on the second ap-
proach [3, 4, 9]. However, none of these NoCs targeting hard
real-time constraints are available in commercially existing
many-core architectures, such as for instance the Tilera Tile
CPUs [10], the STMicroelectronics P2012/STHORM fab-
ric [8] or the KalRay MPPA [1]. In this work, we focus
on these commercially existing architectures, where NoC re-
lies on wormhole switching [7] and Round-Robin Arbitration
(RRA) within routers. Using wormhole switching, a packet
is divided in flow control digits (flits) of fixed size which are
transmitted one by one by routers. The header flit (i.e. the
first flit) contains the routing information that defines the
path for all the flits of the packet.
NoC implement flow control in order to control buffer oc-
cupancy. Two main strategies are considered in commercial
many-cores. The first one implements flow control in each
router: a packet cannot be forwarded if the next output port
is busy. The Tilera Tile64 [10] uses this strategy. The sec-
ond strategy implements flow regulation in source nodes, in
order to bound the traffic. The KalRay MPPA 256 [1] uses
this strategy.
The contribution of this paper is to evaluate the impact of
these two strategies on flow WCTT. This preliminary eval-
uation is based on two small case studies.
The rest of the paper is organized as follows. Sections 2
summarizes considered NoC features. Section 3 presents the
evaluation. Section 4 concludes and gives some direction for
future work.
2. DESCRIPTION OF TWO NOC ARCHI-
TECTURES
In this section, we describe two different NoC architec-
tures: Tilera Tile64 and KalRay MPPA 256. The first one
uses the classical credit based flow control. The second con-
sists in a source regulation of flows.
2.1 Overview of the Tilera Tile64
The Tilera Tile64 is composed of a grid of 64 tiles. Each
of them contains a processor engine (core), a private cache
and a crossbar switch. The tiles communicate by exchanging
packets through the embedded switch. To minimize the in-
terference and to maximize the performance, inter-tile com-
munication uses six independent networks. The traffic re-
lated to memory, caches, I/O and processors is transmitted
upon distinct networks.
The Tilera Tile64 uses classical wormhole switching: pack-
ets are split into several flits and are transmitted flit by flit
from the source to the destination tile. The first flit is called
the header flit and contains the destination address. When
the packet is granted to access to an output port, this out-
put port is locked until the last flit has successfully traversed
the switch. The flits follow the same path as the header flit.
When the output port is locked, the flits are stored into a
small sized (three flits) buffer of the input port, as shown in
Figure 1: Tilera Tile64 router [10]
Figure 2: KalRay MPPA 256 router [1]
Figure 1. When the output port is freed, the switch fabric
uses round-robin arbitration to ensure fairness. Thus, when
the transmission of a packet from an input port is termi-
nated, the transmission of a packet from another input port
can start.
Control flow uses a credit scheme: the output ports con-
tain a credit count corresponding to how many flits can be
stored into the input ports of the next switch. Each time a
flit is routed to the output port, the credit is decremented.
When the credit count is zero, the flits are blocked into the
input buffers. When an input buffer place becomes empty,
the credit of the corresponding output buffer (from the pre-
vious switch) is incremented.
2.2 Overview of the KalRay MPPA 256
The architecture of the KalRay MPPA-256 is different
from the one of the Tilera Tile64. It is composed of 16
processing elements (PE) which contain 16 cores each, and
two parallel networks-on-chip, one for the data (D-NoC) and
one for the control (C-NoC). The network topology is a 2D
torus.
D-NoC is dedicated to high bandwidth data transfers.
KalRay MPPA-256 uses flow regulation [6] at the source
node. This regulation is parametrized by a window length
(τ) and a bandwidth quota (β). At each cycle, the regulator
compares the length of the packet to send plus the number
of flits already sent during the previous τ cycles to β. If
not greater, the packet can be sent, a flit each cycle. Using
the network calculus theory, these parameters allow to de-
termine the capacity constraints of the links and the router
buffer sizes [1]. Consequently the NoC does not need control
flow mechanism.










f1 1000 50 257 295
f2 500 100 256 295
f3 1000 50 278 304
f4 1000 20 278 317
On NoC routers, flows can arrive from different directions.
As shown in Figure 2, each direction has its own FIFO buffer
at the output port. In that way, flows can be blocked only
if they share the same output link. Round-robin is used to
determine which packet in the FIFO queues is granted to be
transmitted.
3. CASE STUDIES AND END-TO-END DE-
LAY ANALYSIS
The goal of this section is to compare the WCTT on Tilera
TILE64-like NoCs and KalRay MPPA 256-like NoCs. This
comparison is based on two case studies.
3.1 Case study 1
Figure 3: Case study 1: description
Figure 3 describes the first case study: a 2x2 Mesh NoC
with 4 periodic flows (Table 1) transmitted to core 4. To
compute WCTT for each flow, we use the Recursive Calcu-
lus [2] for Tilera NoC (T-bound) and Network Calculus [5]
for KalRay NoC (K-bound). In the rest of this section, we
illustrate these approaches for flow f1.
3.1.1 Tilera NoC network
Several approaches have been proposed for WCTT com-
putation for Tilera-like NoC architecture [2]. For this paper,
we use the Recursive Calculus (RC), which gives tighter re-
sults than Network Calculus (NC) [2]. Figure 4 illustrates
Recursive Calculus principle. For ease of presentation, it
shows a simplified version of the worst-case scenario deter-
mined by RC approach for flow f1. In this simplified version,
the size of each input buffer is equal to one flit and packets
size is 3 flits. This scenario can be easily generalized with
packets of arbitrary size and larger buffers.
In this scenario, f2 delays f1 on link l3. Thus, f1 is blocked
at R2 till the end of transmission of f2. f2 is delayed on link
l4 by the packet with the maximum size coming from R3
(l3 in Figure 4). Due to round robin scheduling, f1 is also
delayed by one packet coming from R3 (f4 in Figure 4). This
leads to the WCTT at the bottom of the the figure. Using
actual packet sizes of Table 1, we obtain d1e2e = 7 ∗ dsw +2 ∗
L3/C + L2/C + L1/C = 257 cycles.
It should be noted that f3 is considered twice at l4, since
its packet size is larger than one f4. Obviously, such a sce-
nario is not feasible, due to f3 period. Thus RC approach
introduces some pessimism.
Figure 4: Case study 1: recursive calculus applica-
tion for flow f1 with Tilera NoC
3.1.2 KalRay NoC network
As presented in Section 2, flows are regulated at source
node level and no flow control is applied at router level.
Thus flits arriving in a router are stored in corresponding
output port buffers (allocated to their input link). A packet-
by-packet round robin scheduling is applied for each output
port.
In this paper we consider a classical network calculus ap-
proach [5] for the WCTT analysis of flows. In such an ap-
proach, each flow fi is modeled by an arrival curve αi which
overestimate its traffic. Each source node si or router out-
put port Rij is modeled by a minimum service curve βsi or
βRij . In the case study in Figure 3, each flow fi is defined by
a period Ti and a packet length Li. Thus the arrival curve
of a flow fi is αi(t) = σi+ρi ∗ t. σi is the maximum burst Li
and ρi is the maximum long term rate Li/Ti. Arrival curves
of the flows in Figure 3 are:
α1(t) = α3(t) = 50 + 0.05 ∗ t
α2(t) = 100 + 0.2 ∗ t
α4(t) = 20 + 0.02 ∗ t
Concerning service curves, we assume that every link in
the NoC has a transmission rate of C = 1 flit
cycle
, the technical
latency of source nodes is negligible and the technical latency
of a router is equal to dsw = 1 cycle. Thus the overall service
curves for a source node si and a router output port Rij are:
βsi(t) = 1 ∗ t
βRij (t) = max(0, 1 ∗ (t− dsw)) i ∈ {1, 2, 3, 4}
where dsw represents the overall router latency.
Source nodes implement a First Come First Served policy
while a round-robin scheduling is applied by router output
Figure 5: Case study 1: WCTT for flow f1 with
KalRay NoC
ports. In order to deal with both policies we apply the (pes-
simistic) blind multiplexing model [5]: when two flows f1
and f2 share an output port Rij implementing any schedul-




(t) = (βRij (t)− α2(t))↑
where βRij is the overall service curve offered by Rij and β↑
is the positive and non-decreasing upper closure defined as
(β)↑(t) = max(0, sup0≤s≤tβ(s)).
The WCTT computation for a flow f is based on the fol-
lowing result. When a flow f traverses two nodes Rij and
Rkl in sequence, offering service curves βRij and βRkl , re-
spectively, network calculus theory [5] establishes that the
concatenation of these two nodes offers the service curve
β1 ⊗ β2. β1 ⊗ β2(t) = inf0≤s≤tβ1(t− s) + β2(s) is the Min-
Plus convolution.
Figure 5 illustrate the WCTT computation for flow f1:
• (a) first, service curves for source node s1 and tra-
versed output ports at crossed routers are computed
as described previously in this section;
• (b) a service curve for aggregate flow {f1, f2} at output
port R43: (βR43 −α3 −α4)↑ = max(0, 1 ∗ (t− dsw)) =
max(0, 0.93 ∗ (t− 77));
• (c) a service curve for flow f1 offered by the system
composed of the sequence {R23, R42}: (βR12 ⊗ (βR43 −
α3−α4)↑−α2)↑ = max(0, 1∗(t−dsw)) = max(0, 0.75∗
(t− 227));
• (d) an end-to-end individual service curve for flow f1:
β1e2e = max(0, 0.75 ∗ (t− 228));
• (e) as explained in [5], we can compute a bound on the
WCTT of flow f1 as the maximum horizontal deviation




e2e) = 295 cycles
Figure 6: Case study 2: description










f1 1000 50 523 337
f2 500 100 523 282
f3 1000 50 774 276
f4 500 100 154 190
f5 1000 50 774 276
f6 500 100 154 190
As we can see in Table 1, for case study 1 using Tilera
Tile64-like NoC leads to lower WCTT bounds than KalRay
MPPA 256-like NOC. All flows in this case study suffer only
from direct blocking in routers, due to round robin arbitra-
tion. Using source regulation or flow control does not im-
pact WCTT. The main reason for the differences in results
of Table 1 is the worst-case delay computation, which is pes-
simistic for KalRay MPPA, because we overestimate round-
robin impact. Removing this pessimism is an open problem,
but it should lead to comparable results for KalRay MPPA
and Tilera Tile. In such a situation Tilera Tile is probably
the best choice, since the overall buffer size is smaller.
3.2 Case study 2
Figure 6 and Table 2 describe the second case study: a
3x3 mesh network with 6 periodic flows. Using the same ap-
proaches as described for case study 1, we computed WCTT
for Tilera (T-bound) and KalRay NoCs (K-bound) and we
reported them in Table 2.
As reported in Table 2, for case study 2, using KalRay-like
NoC implies lower WCTT bounds for flows f1, f2, f3 and f5.
The source node regulation strategy implemented by KalRay
MPPA is clearly better for these flows. This is due to the fact
that the considered configuration leads to indirect blockings
when router flow control is used. These indirect blockings
significantly increase flow WCTT. Conversely they do not
impact WCTT when source node regulation is used. For
flows f4 and f6, which do not suffer from indirect blocking,
using Tilera Tile64-like NoC leads to lower WCTT bounds
than KalRay MPPA 256-like NoC.
4. CONCLUSIONS AND FUTURE WORK
In this paper, we show that flow control implemented in
NoC has a significant impact on flow WCTT. We compare
source node regulation as implemented in KalRay MPPA
and router flow control as implemented in Tilera Tile. We
consider two small case studies. These two case studies show
that flow WCTT highly depends on flow control strategy.
We show that source node regulation leads to smaller WCTT
for one case study while router flow control is better for
the other one. It means that there is no clear winner and
deeper studies are needed in order to be able to determine
the most suitable flow control strategy from flow features.
This should be based on a much larger evaluation of these
strategies, based on representative case studies.
Up to now, we have considered very basic WCTT ap-
proaches. For instance, network calculus approach for KalRay
MPPA doesn’t make any assumption on flow scheduling,
which might be very pessimistic. More elaborate approaches
have to be considered.
Another question concerns the impact of buffer size on
WCTT. To what extend can we decrease the flow WCTT
by increasing buffer size?
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